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ABSTRACT 
We present a CMOS circuit that utilizes the back-gate 
effect to extend the linear range of a subthreshold MOS 
transconductor. Previous designs of wide-linear-range 
transconductors using bipolar transistors employed 
mUltiple differential pairs with input offset voltages used 
to shift the individual transfer functions. These voltages 
were chosen to maximize the linear range of the summed 
differential pair currents. Equivalent offset voltages were 
generated by sizing emitter areas appropriately. Similar 
techniques may be applied to MOS circuits by scaling WIL 
ratios, but transistor size increases exponentially as we 
extend the linear range by adding more differential pairs. 
We introduce a method of adding equivalent offset 
voltages by biasing the back gate (i.e., body) of well 
devices appropriately. Test circuits built in a standard 
O.5).lm CMOS process and using few transistors exhibit 
improved linear range over standard single-differential-
pair transconductors. 
1. INTRODUCTION 
Transconductors built from MOS transistors operating in 
weak inversion suffer from limited linear range in the 
same way as transconductors built from bipolar transistors. 
The reason is the same: a high gmlI ratio. For a bipolar 
transistor, gmlIc = l/Ur, where Ur is the thermal voltage 
kTlq. For a subthreshold MOS transistor, gmlID = /dUr, 
where /C is the subthreshold gate coupling coefficient 
typically having a value between 0.6 and 0.8. 
Several circuits have been proposed for building 
wide-linear-range transconductors from either bipolar [1], 
[11] or subthreshold MOS [2]-[6], [9] transistors. In this 
paper we present a subthreshold MOS trans conductor that 
achieves wide linear range by employing multiple 
differential pairs and using the back gate (i.e., body effect) 
to shift the operating point of each differential pair. 
Previous work has also taken advantage of the reduced 
transconductance of the back gate [5], [9], [10]. 
2. TRANSCONDUCTOR DESIGN 
2.1. Circuit topology 
Our circuit is based on linearization technique employed 
by Tanimoto et al. for bipolar circuits [1]. Multiple 
differential pairs are tied together so that their output 
currents sum, effectively adding their transfer functions 
(see Figure 1). Inputs are identical except for an offset 
voltage that is applied to certain transistors. These offset 
voltages serve to shift the transconductance curve of a 
particular differential pair away from zero. The proper 
choice of offset voltages (e.g., VI and V2 in Figure 1) and 
current scaling factors (e.g., {J, at. and a.z in Figure 1) 
superimposes individual diff-pair transfer functions in a 
way that maximizes linear range. 
Tanimoto and colleagues derived optimal values for {J 
and aN analytically for circuits with small number of 
differential pairs. For larger circuits, numerical 
optimization techniques may be used. Our numerical 
optimizations indicate that as the number of differential 
pairs grow large (e.g., greater than 10), the current scaling 
factors become very similar (i.e., f3 = al = a.z = ... ) and the 
offset voltages are evenly spaced (i.e., VI = AV, V2 = 2AV, 
V3 = 3AV, ... ). 
2.2. Circuit design 
In practical circuits, it is not feasible to build floating 
voltage sources to provide offset voltages, so the emitter 
area of the transistor is resized to create an equivalent 
offset voltage at the input. This technique may be applied 
to subthreshold MOSFETs as well by scaling the WIL 
ratio. However, the required WIL ratio (or emitter area 
ratio) grows exponentially with offset voltage. In weak 
inversion, the drain current of an nMOS transistor is given 
by 
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Figure 1: Linearization technique employed by Tanimoto et al. Figure adapted from [I]. 
ID = lSI . W .exp(IC(VGB -VT)-VSB ) (1) 
L U T 
where VGB is the gate-to-body voltage, VSB is the source-to-
body voltage, Vr is the threshold voltage, and 
lSI 2J.lC~xU: (2) 
IC 
where J.l is the carrier mobility and Cox' is the gate oxide 
capacitance per unit area [7],[8]. 
Rewriting (1) and assuming VSB = 0, we find 
{
IC(VGB - Vr + ~ In ~ )] 
ID =IS1 ·ex UT 
(3) 
Here, we have expressed the effect of the WIL ratio as an 
equivalent offset voltage (Ur/kj·ln(WIL) at the gate. The 
exponential dependence of transistor width with offset 
voltage is evident. 
We may also achieve an equivalent gate offset voltage 
by setting VSB > 0 and employing the back gate effect 
whereby the body potential influences the surface potential 
through the depletion capacitance [7]-[9]. We can rewrite 
(1) as 
I =1 . W .exp(IC(VGS -Vr)+(l-ICYBS) 
D SI L U
r 
(4) 
where the effect of the back gate voltage VBS is evident. 
We can rewrite (4) to find the equivalent gate offset 
voltage produced by a particular value of VSB: 
I = I . W . exp[--,---IC(VGS -_VT - 1 ~---.LIC VSB )] 
D SI L U
T 
(5) 
Of course, for an nMOS transistor in an n-well 
process the body must always lie at the substrate potential. 
However, we may use a pMOS transistor in an isolated 
well and modulate the well potential. Rewriting (5) for a 
pMOS device, we get 
(a) (b) 
Figure 2: Adjusting equivalent gate Voltage offset (a) by back 
gate offset (b). 
I =1 .-.exp~ W [i -VGS +Vr + 1~1C Vsw )] 
D SI L U
T 
(6) 
where Vsw is the source-to·-well potential, which must 
always be negative. Thus if we wish to create an 
equivalent gate offset voltag(: of Voffseb we must lower the 
well potential by KVoffseh where 
l-IC K=- (7) 
IC 
For typical values of Ie, Kranges from 0.18 to 0.43. 
Figure 3 shows a wide-linear-range MOS trans-
conductor using multiple differential pairs with offset 
voltages applied through tht~ back gate (i.e., well.). The 
circuit shown has 5 differential pairs (N = 5) biased 
symmetrically, producing gate-referred offset voltages 
equivalent to those shown in Figure 1. We have built the 
circuit for the "large N' case where our numerical 
experiments show the current sources to be nearly 
identical and the offset voltages to be spaced evenly (i.e., 
in multiples of aV) to maximize linear range. 
All WIL ratios are identical, which results in a 
substantial area savings relative to the prior method of 
creating offset voltages by scaling WIL ratio. Of course, 
isolated wells must be used, and this adds to cin~uit area, 
but this is a fixed penalty unlike the exponential cost of 
WIL scaling shown in (3). 
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Figure 4: Wide-linear-range transconductor with multiple differential pairs using the back-gate effect to provide 
equivalent gate voltage offsets. 
3. EXPERIMENTAL RESULTS 
We fabricated the circuit in a commercially-available 
0.5~ CMOS process. All transistors were drawn 
31J1l1/1.2~. The bias current for each differential pair 
was set to 100nA to ensure subthreshold operation. An 
on-chip nMOS current mirror was used to achieve a non-
differential, bi-directional output current. 
Figure 4 shows measured normalized transfer 
functions for both a single differential pair (N = 1) and our 
wide-linear-range transconductor with 11 differential pairs 
(N = 11) under three different biasing conditions: ~ V = 
300mV, ~V = 500mV, and ~V = 650mV. Linear range 
appears to extend as we increase ~V. Simulations indicate 
that if ~ V is made too large, the transconductance will 
exhibit ripples as the transfer function assumes a 
"stairstep" appearance. 
Another limit to the magnitude of ~V is the danger of 
forward-biasing the source-well junction in the outer 
differential pairs. For ~V = 650mV, the lowest well 
potential in our test circuit (using VDD = 5.0V) was 1.75V. 
If the source of any differential pair transistor exceeds this 
value, the parasitic pnp bipolar device inherent in the 
pMOS device turns on. This effect is visible in curve (d) 
of Figure 4 for Vin > 0.7V. This effect may be avoided by 
lowering the common-mode input voltage. 
Figure 5 shows the transconductance for each case, 
normalized to its maximum value. Transconductance was 
simply calculated by differentiating the data in Figure 4. 
The widening linear range is apparent in this data. Figure 
6 shows theoretical plots of the transconductance for the 
same cases. The theoretical plots were generated using the 
expression for weak inversion current given by (6), using a 
value of 1C = 0.84. Some small discrepancy from the data 
can be expected since our lOOnA bias currents put the 
transistors near the moderate inversion region, where the 
exponential current-voltage relationship begins to change 
[7]. Still, it is notable that simple expressions based on (6) 
matched our data far better than simulations performed 
using the BSIM3v3 level 49 MOSFET model (simulation 
data not shown). 
From Figures 5 and 6, it is clear that as we increase 
~ V, we add ripple to the transconductance curve. This 
ripple could be reduced by adding additional differential 
pairs and reducing ~ V. 
Currently, we are biasing the differential pair wells 
with an off-chip series of resistors. Since the wells draw 
only small leakage currents, large resistors may be used, 
ensuring low-power operation. All transconductors on a 
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Figure 4: Measured I-V curves from: (a) single pMOS 
differential pair (N= I); (b) back-gate circuit with N= II, 6V= 
300mV; (c) 6V = 500mV; (d) 6V = 650mV. Note the reduced 
current for Vin > O.7V due to parasitic bipolar action. 
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Figure 5: Measured nonnalized transconductance of: (a) single 
pMOS differential pair (N = 1); (b) back-gate circuit with N = 






































Figure 6: Theoretical nonnalized transconductance of: (a) single 
pMOS differential pair (N = 1); (b) back-gate circuit with N = 
11, ~V = 300mV; (c) ~V = 500mV; (d) ~V = 650mV. 
Theoretical plots were based on the expression for weak 
inversion current in (6). A value of /(= 0.84 was used. 
It is interesting to note that a transconductor similar to 
the one presented here could be built using differential 
pairs with floating-gate MOSFETs. Offset voltages could 
be programmed as stored charge on the floating gates [12], 
effectively shifting each transistor's threshold voltage. 
The transconductor described in this paper allows 
linear range to be extended by adding more differential 
pairs. This comes at the expense of chip area and possible 
ripple in the transconductance. though the penalty does not 
grow exponentially as in the WIL scaling method. Also, dc 
input range must be limited to prevent parasitic bipolar 
activation. Nevertheless, this approach uses a small 
number of transistors to exte:nd linear range in a low-
power circuit. 
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